

BABA FARID COLLEGE OF ENGG. & TECHNOLOGY

Muktsar Road, Bathinda-151001, Punjab (INDIA)

(Approved by AICTE, New Delhi and Affiliated to Maharaja Ranjit Singh State Technical University, Bathinda)
Contact: 0164-2786041, 95011-15401 www.bfcet.com email: principalbfcet@babafaridgroup.com

S.No.	Name of the Faculty	Query by DVV	Page No.
		Cover Page	1
1	Suman Rani	Content Page	2
		First Page	5

Premier Reference Source

Major Applications of Carbon Nanotube Field-Effect Transistors (CNTFET)





Table of Contents

Chapter 4
CNTFET for Logic Gates Design54
Gurmohan Singh, Centre for Development of Advanced Computing,
India
Manjit Kaur, Centre for Development of Advanced Computing, India
Yadwinder Kumar, Yadavindra College of Engineering, Punjabi
University, India
Chapter 5
CNTFET-Based Ternary Logic Gates: Design and Analysis Approach72
Suman Rani, I.K.G. Punjab Technical University Jalandhar, Punjab,
India & Baba Farid College of Engineering and Technology,
Bathinda, India.
Balwinder Singh, ACS Division, Centre for Development of Advanced
Computing, Mohali, India
Chapter 6
Low Power, High Performance CNTFET-Based SRAM Cell Designs: Design
and Analysis of 6T CNTFET SRAM Cells93
B. K. Madhavi, Siddhartha Institute of Engineering and Technology,
Hyderabad, India
Rajendra Prasad Somineni, Vallurupalli Nageswara Rao Vignana Jyothi
Institute of Engineering and Technology, Hyderabad, India
Section 3
CNTs as Interconnects
Chapter 7
CNT as Interconnects
Karmjit Singh Sandha, Thapar Institute of Engineering and Technology,
Patiala, India
Chapter 8
Bundled SWCNT for Global VLSI Interconnects
Raj Kumar, Panjab University, India
Shashi Bala, Chandigarh Group of Colleges, Landran, India

Chapter 9 Performance Analysis of Mixed-Wall CNT Interconnects Using Colliding	
Rodies Optimization Technique	89
Girish Kumar Mekala, Vidya Jyothi Institute of Technology, India	
Yash Agrawal, Dhirubhai Ambani Institute of Information and	
Communication Technology, Gandhinagar, India	
Rajeevan Chandel, National Institute of Technology, Hamirpur, India	
Ashwani Kumar, National Institute of Technology, Hamirpur, India	
Section 4	
Future of CNTFET Technology	
Chapter 10 Cransport Properties of Silicene Nanotube- and Silicene Nanoribbon-Based ETs	13
Campus, Jalandhar, India	
Paramjot Singh, Guru Nanak Dev University, Regional Campus, Jalandhar, India	
Tarun, Guru Nanak Dev University, Regional Campus, Jalandhar, India	
Compilation of References	28
About the Contributors24	49
ndex2	5/1



CNTFET-Based Ternary Logic Gates: Design and Analysis Approach

Suman Rani (I.K.G. Punjab Technical University Jalandhar, Punjab, India & Baba Farid College of Engineering and Technology, Bathinda, India.) and Balwinder Singh (ACS Division, Centre for Development of Advanced Computing, Mohali, India)

Source Title: Major Applications of Carbon Nanotube Field-Effect Transistors (CNTFET) (/book/major-applications-carbon-nanotube-field/232750)

Copyright: © 2020

Pages: 21

DOI: 10.4018/978-1-7998-1393-4.ch005

OnDemand PDF Download: \$29.50

() Available

Current Special Offers

Abstract

In the recent digital designs, there are certain circumstances where energy efficiency and ease is required, and in such situations, ternary logic (or three-valued logic) is favored. Ternary logic is an auspicious supernumerary to the conventional binary (0, 1) logic design techniques as this one is possible to attain straightforwardness and energy efficiency. This chapter deals with the comparative analysis of CMOS and CNTFET-based ternary inverter and universal gates design. The simulation result is analyzed and validated with a Hailey simulation program with integrated circuit (HSPICE) simulations. The average delay and power consumption in CNTFET-based ternary inverter have been reduced by approximately 90.3% and 48.8% respectively, as compared to CMOS-based ternary inverter design. Likewise, delay is reduced by 50% and power gets 99% reduction in ternary CNTFET NAND gate as compared to CMOS-based ternary NAND gat. It is concluded that CNFETs are faster and consume less power compared to CMOS technology.

Chapter Preview

Top

Introduction

Simplicity and energy efficiency are one of the most significant features of up-to-date electronics systems intended for high-performance handy applications. Usually, Logics and algorithms in digital computations are based on the two-valued code, that is, high or low, or yes or no or (0 or 1). On the other hand, in few conditions, we exercise a state in which it is problematic otherwise needless to choose right or false. For illustration, in a transient state (changes from 0 to 1 or 1 to 0), it is difficult to resolve whether the value of the state is 0 or 1. Then ternary logic (three-valued logic) can be used, as an alternative of binary logic (two-valued logic), in which the third value i.e truth is familiarized to signify an indefinite state separately since true and false. Henceforth multivalued Logic substitutes the conventional Boolean characterization of the variable by many values for example Ternary logic (Mukaidono, 1986, p.179).

Key Terms in this Chapter

Carbon Nanotube Field-Effect Transistor (/dictionary/carbon-nanotube-field-effect-transistor/81530): A carbon nanotube field-effect transistor is referred to as FET. It utilizes one or multiple CNTs as a channel between the source and drain terminal.

Carbon Nanotube (/dictionary/carbon-nanotube/40418): CNTs, the allotropes of carbon that belong to the fullerenes family, are the Nano-scaled tube formed by the rolled sheets of graphite.

Multi-Valued Logic Design (/dictionary/multi-valued-logic-design/81531): To enhance the performance of CMOS technologies, MVL modules have been inserted in binary logic ICs. Based on MOS technology, MVL circuits further categories as current-mode MVL circuits and another one is voltage-mode

Ternary CMOS (/dictionary/ternary-cmos/81532): A ternary CMOS is a transistor that uses ternary logic (three possible values) as an alternative of the more widely held binary system ("Base 2") in its calculations.